







ISSUES ON TIMING AND CLOCKING

ECE152B TC 1



Example: For the circuit shown below, assume the delay through the register (t_{pd}) is 0.6 and the delay through each logic block is indicated inside the box. Assume that the registers, which are positive edge-triggered, have a set-up time T_{su} of 0.4. What is the minimum clock period?




ECE152B

TC


7

Delay Modeling

- Gate propagation delay: t_{PHL} & t_{PLH}




- Interconnect delay model:



ECE152B

TC

8



Rise time (Fall time): time for a waveform to rise from 10% to 90% (90% to 10%) of its steady state value




Rise time $\approx 2.2 RC \Rightarrow$
Rise time is proportional to the loading capacitance

ECE152B

Clock Tree

- If the # of flip-flops driven by the clock line is large, the clock rise time (also called slew rate) will be unacceptably long.
- Solution: Using clock power up tree (adding buffers into the clock tree)




ECE152B

TC

10

The load seen by the clock source is significantly reduced




ECE152B

TC

11

An Example

- Assume 64 flip-flops to be driven by a single clock source
- Buffer delay (with zero load): 0.2 ns
- Interconnect delay:
 - 0.2 ns with a single fanout (either to a flip-flop or to a buffer)
 - Addition 0.1ns delay for each additional fanout



- Total delay from clock source to clock ports of flip-flops: 6.9 ns
 $0.2ns + 0.2ns + (0.2ns + 63 \times 0.1ns) = 6.9ns$


ECE152B

TC

12

Example – Clock Tree

- Assume each buffer has four fanouts



- Total delay from clock source to clock ports of flip-flops: 2.3ns
 0.2ns {0th-level wire delay} + 0.2ns {1st-level buffer delay} +
 $(0.2\text{ns} + 3 \times 0.1\text{ns})$ {1st-level wire delay} + 0.2ns {2nd-level buffer delay} +
 $(0.2\text{ns} + 3 \times 0.1\text{ns})$ {2nd-level wire delay} + 0.2ns {3rd-level buffer delay} +
 $(0.2\text{ns} + 3 \times 0.1\text{ns})$ {3rd-level wire delay}

ECE152B

TC

13

Techniques for Improving Speed

- Keep the logic gate depth shallow between flip-flops.
- Avoid circuit designs that have highly loaded gates in the critical path.
 - A gate delay will increase as the capacitive load is increased on the output of the gate.
 - The primary sources of load capacitance are routing capacitance and the input capacitance of the driven gates.
- Duplicate logic to reduce fanouts.
- Use low fan-in logic gates.
- Avoid long interconnects

ECE152B

TC

14

Clock Non-idealities

◆ Clock skew

- Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}

◆ Clock jitter

- Temporal variations in consecutive edges of the clock signal; modulation + random noise
- Cycle-to-cycle (short-term) t_{JS}
- Long term t_{JL}

◆ Variation of the pulse width

- Important for level sensitive clocking


ECE152B

TC

15

Clock Skew

- The delays from the clock source to the clock inputs of different flip-flops are different




ECE152B

TC

16

Clock Skew and Jitter




- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin

ECE152B

TC

17

Clock Uncertainties – Sources of Skew and Jitter



Sources of clock uncertainty


ECE152B

TC

18



- The clock skew problem: the race problem




Correct operation: $D_1 \rightarrow Q_1$, $D_2 \rightarrow Q_2$

Due to clock skew: $D_1 \rightarrow Q_2$ (error!!)

- Minimizing clock skew:

Distribute the clock signal in such a way that the interconnections from the clock source to the FF's clock inputs are of equal length.


Clock Distribution



H-Tree Network

Observe: Only Relative Skew is Important



Clock Network with Distributed Buffering




Reduces absolute delay, and makes Power-Down easier
Sensitive to variations in Buffer Delay




Positive and Negative Skew



Positive Skew




Negative Skew



"Useful" Clock Skew

- Clock skew is not always bad!!

Example:




- Assume the FF propagation delay (clock to Q delay) $t_{c \rightarrow q} = 0.6$, the FF setup time $t_{su} = 0.4$, the FF hold time $t_{hd} = 0.5$
- If $t_0' - t_0 = 0$ (no clock skew),
 - minimum clock period = 11

ECE152B

TC

25




- For proper operation, the time between positive edges at registers A and B must be greater than or equal to 11
 - clock period + clock skew ≥ 11
 - minimum clock period = 10

ECE152B

TC

26



- On the other hand, the clock skew cannot exceed 3.1 ns.
- Otherwise the data latched into register A may propagate through the short path and reach the data input of register B before the rising edge of the clock pulse of the same cycle reaching θ' .

ECE152B

TC

27

Summary

- Clock Period: T
- Longest delay from Reg. A to Reg. B: $LD_{A \rightarrow B}$
- Shortest delay from Reg. A to Reg. B: $SD_{A \rightarrow B}$
- FF propagation delay, setup time, hold time: $t_{c \rightarrow q}$, t_{su} , t_{hold}

$$T + (t_0' - t_0) \geq (t_{c \rightarrow q} + LD_{A \rightarrow B} + t_{su})$$

$$(t_0' - t_0) \leq (t_{c \rightarrow q} + SD_{A \rightarrow B} - t_{hold})$$


These requirements have to be satisfied for datapath between any pair of registers

ECE152B

TC

28

Example: Assume $t_{c \rightarrow q}$ is 0.6, t_{su} is 0.4 and t_{hd} is 0.5.




- Determine the minimum clock period assuming a positive clock skew: $\delta = (t_0' - t_0) = 1$.
- Repeat part(a), factoring in a positive clock skew: $\delta = 3$.
- Repeat part(a), factoring in a negative clock skew: $\delta = -2$.
- Derive the maximum positive clock skew (i.e. $t_0' > t_0$) that can be tolerated before the circuit fails.
- Derive the maximum negative clock skew (i.e. $t_0' < t_0$) that can be tolerated before the circuit fails.

ECE152B

TC

29

Impact of Jitter




ECE152B

TC

30

Be Very Careful About Gated Clock




ECE152B

TC

31

- An alternative design:




ECE152B

TC

32

Dealing with Asynchronous Inputs: Synchronizer

- Asynchronous signals incoming to a synchronous system must be synchronized with the rest of the system




ECE152B

TC

33

- A multiple-stage synchronizer reduces the chance of synchronization failure.




ECE152B

TC

34

A Timing Optimization Technique: Pipelining

- Pipelining: a technique to break up a timing-critical data path into a series of small data paths by placing registers between sections.



ECE152B

TC

35

Another Timing Optimization Technique - Retiming

- Retiming: a technique to transform a given synchronous circuit into a faster circuit.

An example: A digital correlator:

The correlator takes a stream of bits $x_0, x_1, \dots, x_k$ as input & compares it with a fixed-length pattern $a_0, a_1, \dots, a_k$. After receiving each input x_i , the correlator produces as output the number of matches.







$$y_i = \sum_{j=0}^k \sigma(x_{i-j}, a_j)$$

$$\text{where } \sigma(x, y) = \begin{cases} 1 & \text{if } x = y; \\ 0 & \text{otherwise} \end{cases}$$

ECE152B

TC

36





Retiming

Edge label: # of registers

