



Techniques for Improving Speed

- $1. \ Keep \ the \ logic \ gate \ depth \ shallow \ between \ flip-flops.$
- 2. Avoid circuit designs that have highly loaded gates in the critical path.
 - A gate delay will increase as the capacitive load is increased on the output of the gate.
 - The primary sources of load capacitance are routing capacitance and the input capacitance of the driven gates.
- 3. Duplicate logic to reduce fanouts.
- 4. Use low fan-in logic gates.
- 5. Avoid long interconnects

CE152B TC 14



Clock Non-idealities

◆ Clock skew

– Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}


Clock jitter

- Temporal variations in consecutive edges of the clock signal; modulation + random noise
- Cycle-to-cycle (short-term) t_{IS}
- Long term t_{IL}

♦ Variation of the pulse width


- Important for level sensitive clocking

E152B TC







Clock Skew and Jitter





- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin


ECE152B TC 17




















"Useful" Clock Skew


• Clock skew is not always bad!! Example:



- Assume the FF propagation delay (clock to Q delay) $t_{c\rightarrow q}$ =0.6, the FF setup time t_{su} =0.4, the FF hold time t_{hd} =0.5
- If t_θ'-t_θ = 0 (no clock skew),
 minimum clock period = <u>11</u>


- infillituiti clock period – $\underline{\underline{I}}$

ECE152B TC



- For proper operation, the time between positive edges at registers A and B must be greater than or equal to 11
 - →clock period + clock skew >= 11
 - →minimum clock period = 10

ECE152B TC 26



- On the other hand, the clock skew cannot exceed 3.1 ns.
- Otherwise the data latched into register A may propagate through the short path and reach the data input of register B before the rising edge of the clock pulse of the same cycle reaching θ'.

ECE152B TC 27




Summary

- Clock Period: T
- Longest delay from Reg. A to Reg. B: LD $_{A\rightarrow B}$
- Shortest delay from Reg. A to Reg. B: SD _{A→B}
- FF propagation delay, setup time, hold time: $t_{c \rightarrow q}$, t_{su} , t_{hold}

$$\begin{split} T + \left(t_{\theta}^{\; \prime} - t_{\theta}^{\; } \right) & \geq \left(t_{c \rightarrow q} + LD_{A \rightarrow B} + t_{su} \right) \\ \left(t_{\theta}^{\; \prime} - t_{\theta}^{\; } \right) & \leq \left(t_{c \rightarrow q} + SD_{A \rightarrow B} - t_{hold}^{\; } \right) \end{split}$$


These requirements have to be satisfied for datapath between any pair of registers


ECE152B TC 28





- (d) Derive the maximum positive clock skew (i.e. $t_{\theta}' > t_{\theta}$) that can be tolerated before the circuit fails.
- (e) Derive the maximum negative clock skew (i.e. $t_{\theta}' < t_{\theta}$) that can be tolerated before the circuit fails.


ECE152B TC 29














Another Timing Optimization Technique - Retiming


 Retiming: a technique to transform a given synchronous circuit into a faster circuit.


An example: A digital correlator:

The correlator takes a stream of bits $x_0, x_1, \ldots x_k$ as input & compares it with a fixed-length pattern a_0, a_1, \ldots, a_k . After receiving each input x_i , the correlator produces as output the number of matches.

Le.
$$y_{i} = \sum_{j=0}^{k} \sigma(x_{i-j}, a_{j})$$

$$\text{where} \quad \sigma(x, y) = \begin{cases} 1 & \text{if } x = y; \\ 0 & \text{otherwise} \end{cases}$$





• These two designs are functionally equivalent:

- all input signals to the box portion arrive one clock tick earlier.
- thus, the boxed portion performs the same sequence of computation as the first design, but one clock tick earlier.
- Since the output from the boxed portion is delayed one clock tick by the new register at B, the remainder of the circuit sees the same behavior as in the 1st design.
- The longest propagation delay is reduced to 17 nsec.
- The elements in the boxed portion "lead" by one clock tick.

Retiming - the technique of inserting & deleting registers to speed the design while preserve the function.

ECE152B TC

